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In computational neuroscience, as well as in machine learn-
ing, neuromorphic devices promise an accelerated and scal-
able alternative to neural network simulations. Their neu-
ral connectivity and synaptic capacity depends on their spe-
cific design choices, but is always intrinsically limited. Here,
we present a strategy to achieve structural plasticity that op-
timizes resource allocation under these constraints by con-
stantly rewiring the pre- and postsynaptic partners while
keeping the neuronal fan-in constant and the connectome
sparse. In our implementation, the algorithm is executed
on a custom embedded digital processor that accompanies
a mixed-signal substrate consisting of spiking neurons and
synapse circuits. We evaluated our proposed algorithm in
a simple supervised learning scenario, showing its ability to
optimize the network topology with respect to the nature of
its training data, as well as its overall computational effi-
ciency.
structural, plasticity, receptive fields, BrainScaleS, mixed-
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1 Introduction
Experimental data shows that plasticity in the brain is not lim-
ited to changing only the strength of connections. The struc-
ture of the connectome is also continuously modified by remov-
ing and creating synapses (Grutzendler et al., 2002; Zuo et al.,
2005; Bhatt et al., 2009; Holtmaat and Svoboda, 2009; Xu et al.,
2009). Structural plasticity allows the nervous system to re-
duce its spatial and energetic footprint by limiting the number
of fully expressed synaptic spine heads and maintaining spar-
sity (Knoblauch and Sommer, 2016). The lifetime of dendritic
spines, involved at least in excitatory projections, varies dramat-
ically (Trachtenberg et al., 2002).
The process of spine removal depends on the spine head size:
smaller spines are removed while larger ones persist (Holtmaat
et al., 2005, 2006). At the same time, new spines are continu-
ously created. The spine volume also shows a strong correla-
tion with the amplitude of the respective synaptic currents (Mat-
suzaki et al., 2001), hence suggesting a coupling of a connec-
tion’s lifetime and its synaptic efficacy.
Neuromorphic devices implement novel computing
paradigms by taking inspiration from the nervous system.
With the prospect of solving shortcomings of existing architec-
tures, they often also inherit some restrictions of their biological
archetypes. The exact form and impact of these limitations
depend on the overall design and architecture of a system. Ul-
timately however, all physical information processing systems,
with neuromorphic ones making no exception, have to operate
on finite resources. For most neuromorphic systems, synaptic
fan-in is – to various degrees – one of these limited resources.
This applies to analog as well as digital platforms, especially
when they implement fast on-chip memory.
While TrueNorth does make use of time-division multiplex-
ing, it allocates a fixed memory region for 256 synapses per neu-
ron (Akopyan et al., 2015). In digital neuromorphic multi-core
platforms like SpiNNaker (Furber et al., 2013), the number of
synapses per neuron can often be traded against overall network
size or simulation performance. Loihi allows up to 4096 differ-
entiable presynaptic partners per group of up to 1024 neurons,
located on a single core (Davies et al., 2018). ODIN features a
fan-in of 256 synapses per neuron (Frenkel et al., 2018). Since
digital systems often make use of time-multiplexed update logic,
these constraints can often be alleviated by increasing memory
sizes – albeit at the cost of prolonged simulation times.
Analog and mixed-signal systems mostly do not allow this
trade-off, because their synapses are implemented physically,
and therefore often constitute a fixed resource. Examples include
DYNAP-SEL (providing 64 static synapses per neuron on four or
its cores and 256 learning synapse circuits on a fifth core,Moradi
et al., 2018; Thakur et al., 2018), Spikey (256 synapses per neu-
ron, Schemmel et al., 2007), and BrainScaleS-1 (220 synapses
per neuron, Schemmel et al., 2010). For this manuscript, we
have used a prototype system of the BrainScaleS-2 architecture
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Figure 1: BrainScaleS-2 prototype ASIC. (A) Block-level schematic.
The analog neuromorphic core contains neuronal and synaptic circuits,
which are accompanied by, inter alia, an analog parameter storage and
the CADC for digitizing synaptic correlation data. It is surrounded by
digital logic which interfaces the full-custom circuits and handles con-
figuration data as well as spike traffic. The PPU is closely attached to
the analog core, allowing it to access synaptic weights, address labels,
and digitized correlation traces from the CADC. (B) Photograph of the
BrainScaleS-2 prototype ASIC. (C) Experimental setup.
with 32 synapses per neuron. At full scale, the system features
256 synapses per neuron, with the additional option of merging
multiple neuron circuits to larger logical entities in order to in-
crease their overall fan-in (Aamir et al., 2018a), similarly to its
predecessor BrainScaleS-1 (Schemmel et al., 2010).
In this paper we present an efficient structural plasticity
mechanism and an associated on-chip implementation for the
BrainScaleS-2 system, which directly exploits the synapse ar-
ray’s architecture. It leverages the fact that the network con-
nectivity is partially defined and resolved within each synapse,
which is enabled by local event filtering. The update algorithm
is implemented on the embedded plasticity processor, which di-
rectly interfaces the synaptic memory through a vector unit. This
near-memory design allows efficient parallel updates to the net-
work’s topology and weights.
Our approach enables fully local learning in a sparse connec-
tome while inherently keeping the synaptic fan-in of a neuron
constant. We further demonstrate its ability to optimize the net-
work topology by forming clustered receptive fields and study
its robustness with respect to sparsity constraints and choice of
hyperparameters. While enabling an efficient, task-specific allo-
cation of synaptic resources through learning, we also point out
that our implementation of structural plasticity is computation-
ally efficient in itself, requiring only a small overhead compared
to the computation of, e.g., synaptic weight updates.
2 Methods
The BrainScaleS-2 architecture, which we discuss in section 2.1,
provides all features required to implement flexible plasticity
rules, including our proposed mechanism for structural reconfig-
uration. Section 2.2 describes the algorithm for pruning and re-
assignment of synapses as well as an optimized implementation
thereof. This structural plasticity scheme can be coupled with
various weight dynamics. In this work, we employ a correlation-
based weight update rule, which is described in section 2.3. The
combination of both is tested in a supervised classfication task,
as outlined in section 2.4.
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Figure 2: Synaptic event filtering enables efficient structural plastic-
ity. Events are identified with an address denoting their source (num-
bered and marked by color). Spike trains from different origins can be
overlayed and injected into a single synapse row. Synapses filter affer-
ent events by comparing the source address to a label stored in their
local SRAM and forward only matching spikes to the postsynaptic neu-
rons. Addresses and labels can be reconfigured by the PPU to imple-
ment weight dynamics and structural changes.
2.1 BrainScaleS-2 architecture
BrainScaleS-2 is a family of mixed-signal neuromorphic sys-
tems implemented in a 65 nm process (Fig. 1). It is centered
around an analog neural network core implementing neuron
and synapse circuits that behave similarly to their biological
archetypes. State variables such as membrane potentials and
synaptic currents are physically represented in the respective cir-
cuits and evolve in continuous time. Leveraging the intrinsic ca-
pacitances and conductances of the technology, time constants
of neuron and synapse dynamics are rendered 1000 times smaller
compared to typical values found in biology. This thousandfold
acceleration facilitates the execution of time-consuming tasks,
such as performing high-dimensional parameter sweeps, the in-
vestigation of learning and metalearning, or statistical computa-
tions requiring large volumes of data (Cramer et al., 2019; Bohn-
stingl et al., 2019).
The analog core features 32 silicon neurons1 (Aamir et al.,
2018b) implementing leaky integrate-and-fire (LIF) dynamics
퐶m푉̇m = −푔l(푉m − 퐸l) + 퐼syn, where 푉m represents the mem-brane potential, 퐶m the membrane capacitance, 푔l the leak con-ductance, and퐸l the resting potential. Synaptic currents 퐼syn aremodeled as superpositions of spike-triggered exponential ker-
nels. The membrane is connected to a reset potential by a pro-
grammable conductance for a finite refractory period as soon
as the membrane potential crosses a firing threshold 푉th. Allneurons are individually configurable via an on-chip analog pa-
rameter memory (Hock et al., 2013) and a set of digital control
values.
Each neuron is associated with a column of 32 synapse cir-
cuits1 (Friedmann et al., 2017), which receive their inputs from
the chip’s digital backend. Incoming events are tagged with
addresses, which denote their presynaptic origins (Fig. 2). A
6 bit label is stored alongside the 6 bit weight in the synapse-
local static random-access memory (SRAM). It allows to filter
afferent spike trains by their addresses; only an event match-
1 Later versions of the system feature 512 neuron circuits with adaptive-
exponential LIF dynamics and inter-compartmental conductances. Each neuron
is connected to 256 synapse circuits. Support for conductance-based synapses
is planned for future versions.
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Figure 3: Illustration of weight dynamics. The evolution of synaptic
weights is governed by a Hebbian potentiation term and a regulariz-
ing force of opposing sign. A stochastic component in the weight up-
date term leads to a random walk. Synapses with an efficacy below the
pruning threshold 휃w are regularly reassigned to new receptors, allow-ing neurons to find more informative presynaptic partners, to which the
connections can then be strengthened.
ing the locally stored label is forwarded to the postsynaptic
neuron circuit. Each synapse also implements an analog cir-
cuit for measuring pairwise correlations between pre- and post-
synaptic spike events (Friedmann et al., 2017), enabling access
to various forms of learning rules based on nearest-neighbour
spike-timing-dependent plasticity (STDP). The analog correla-
tion traces are made accessible by the column-parallel analog-
to-digital converter (CADC).
The versatility of the BrainScaleS-2 architecture is substan-
tially augmented by the incorporation of a freely programmable
embedded microprocessor (Friedmann et al., 2017). Together
with the single instruction, multiple data (SIMD) vector unit,
which is tightly coupled to the synapse array’s SRAM controller
and the CADC, it forms the plasticity processing unit (PPU),
which allows efficient control of synaptic plasticity. Access to
the on-chip configuration bus further allows the processor to also
reconfigure all other components of the neuromorphic system
during experiment execution. The PPU can thus be used for a
vast array of applications such as near-arbitrary learning rules,
on-line circuit calibration, or the co-simulation of an environ-
ment capable of continuous interaction with the network running
on the neuromorphic core. On the prototype system used in this
work, the plasticity processor runs with a frequency of 100MHz.
Its SIMD unit operates in parallel on slices of 16 synapses2.
A field-programmable gate array (FPGA) is used to interface
the application-specific integrated circuit (ASIC) with a host
computer. It also provides sequencing mechanisms for experi-
ment control and spike handling. Our experiments were based
on this paradigm. However, it was shown that the PPU can re-
place all of the FPGA’s functionality during experiment runtime
(Wunderlich et al., 2019), dramatically reducing the overall sys-
tem’s power consumption. In this case, the FPGA is only used
for initial configuration as well as to read out and store observ-
ables for later analysis and visualization. This is an essential
prerequisite for the scalability of the BSS-2 architecture.
for row in 0 ... 31 do
w ← synram_weights_read(row)
w ← w + alpha * min(f_max,correlation_read(row))
w ← w - beta * w * rates_read()
w ← w + gamma * rng(-1,1)
if w < theta_w then
w← w_init
a← rng(0,k)
synram_labels_write(row,a)
end if
synram_weights_write(row,w)
end for
Algorithm 1: Plasticity algorithm including weight updates
and structural reconfiguration. The update algorithm is applied
iteratively to the synapse rows. Synapses within a row are pro-
cessed in parallel. The PPU supports SIMD vector instructions
including arithmetic operations and access to the synaptic memory
(synram_weights_{read,write}(), synram_labels_write())
and CADC data (correlation_read()). It has also access to the
neuronal firing rates (rates_read()) and uniform pseudo-random
number generators (rng()).
2.2 Pruning and reassignment of synapses
We propose a mechanism and an optimized hardware implemen-
tation for structural plasticity inspired by two well-established
biological observations. First, we assume that important, infor-
mative synapses have larger absolute weights. In our particular
setting, this is achieved by Hebbian learning, augmented by slow
unlearning, as outlined in Section 2.3, but this assumption holds
for many other plasticity mechanisms as well (Oja, 1982; Ur-
banczik and Senn, 2014; Frémaux and Gerstner, 2016; Mostafa,
2017; Zenke andGanguli, 2018). Second, we enable the network
to manage its limited synaptic resources towards potentially im-
proving its performance by removing weak synapses and creat-
ing new ones instead.
A synapse’s eligibility for pruning is determined by the value
of its weight: it is removed in case its efficacy falls below a
threshold 휃w (Fig. 3). Whenever an afferent synapse is removed,the postsynaptic neuron replaces it with a connection to a ran-
domly selected presynaptic partner, thus conserving its inde-
gree. The newly created synapse is intialized with a low weight
푤init. The pruning process takes place at a slower timescale thanthe network dynamics and weight updates, giving the synaptic
weights time to develop and integrate over multiple update peri-
ods.
The implementation on BrainScaleS-2 exploits an in-synapse
resolution of the connectome. Each event carries a label denot-
ing its origin, allowing synapses to distinguish different sources.
A synapse filters afferent spike trains by comparing this event
address to the locally stored value and forwards only matching
events to its postsynaptic neuron. Pruning and reassigning of
synapses is implemented by remapping the label stored in the
synapse-local SRAM, which effectively eliminates the previous
connection.
As compared to other synaptic pruning and reassignment
strategies, our algorithm and implementation of structural plas-
ticity requires a particularly low overhead. Due to the in-synapse
2Later versions of the system include multiple PPUs, which are clocked at fre-
quencies of up to 400MHz and feature vector registers capable of handling slices
of 128 synapses.
3
definition of the connectome and the therefore local reassign-
ment mechanism we can avoid global access patterns; e.g. no
reordering of routing tables is required, which can otherwise lead
to increased computational complexity (Liu et al., 2018). At its
core, reassignment only involves a single SRAM access. Also
the evaluation of the pruning condition and the selection of a
new presynaptic partner can be realized with just a few simple
instructions (Fig. 1).
2.3 Correlation-driven weight update algorithm
The synaptic reassignment algorithm described above is accom-
panied by Hebbian weight dynamics. The temporal evolution of
the synaptic weights푤푖푗 , which is illustrated in Fig. 3, obeys thefollowing equations:
Δ푤푖푗 = 훼 ⋅ 푓 (푆푖, 푆푗) − 훽 ⋅ 휈푖푤푖푗 + 훾 ⋅ 휂푖푗 , (1)
푓 (푆푖, 푆푗) = min
⎡⎢⎢⎢⎣푓max,
∑
푘
exp
⎛⎜⎜⎜⎝−
푡푘푖 − max푙
[
푡푙푗 < 푡
푘
푖
]
휏STDP
⎞⎟⎟⎟⎠
⎤⎥⎥⎥⎦ . (2)
The update rule (Eqn. 1) consists of three terms. The first term
represents an implementation of STDP and depends on the post-
and presynaptic spiketrains 푆푖 and 푆푗 , defined as vectors of or-
dered spike times 푡푘푖 and 푡푙푗 . The STDP kernel is exponential andpositive for causal presynaptic spikes and zero for anti-causal
ones, with a cutoff at a maximum value 푓max (Eqn. 2). Thesecond term implements homeostasis (by penalizing large post-
synaptic firing rates) and forgetting (as an exponential decay).
This regularizer encourages competition between the afferent
synapses of a neuron. The third term induces exploration by
means a uniformly drawn random variable 휂푖푗 leading to an un-biased random walk. The three components are weighted with
positive factors 훼, 훽, and 훾 , respectively.
All three contributions to the weight update rule can be
mapped to specialized hardware components. The STDP-
derived term is based on correlation traces. These observables
are measured in analog synapse-local circuits and then digitized
using the CADC (section 2.1).
As stated above, the correlation values are capped. This is
required to reduce the imbalance introduced by fixed-pattern
deviations in the correlation measurement circuits’ sensitivity,
as some of these analog sensors might systematically detect
stronger correlation values than others. This can lead to an
overly strong synchronisation of the respective receptor and la-
bel neurons, in turn resulting in a self-amplifying potentiation
of the corresponding weight and a resulting dominance over the
teacher spike train. In principle, a decrease of 훼 could dampen
such feedback, but the corresponding reduction of the exponen-
tial STDP kernel can be difficult to reconcile with fixed-point
calculations of limited precision.
The homeostatic component requires access to the postsynap-
tic firing rates, which are read from spike counters via the on-
chip configuration bus. Stochasticity is provided by an xorshift
algorithm (Marsaglia et al., 2003) implemented in software.3
The individual contributions are processed and accumulated on
3Later versions of the system feature hardware acceleration for the generation of
pseudo-random numbers.
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Figure 4: Sparse network architecture and input encoding. (A) The
two-layer network consists of a group of receptors and a label popu-
lation. One teacher per label neuron ensures excitation of the correct
labels during learning. The inputs project onto the label layer with a
potential all-to-all connectivity (gray), but only a subset of synapses is
realized (blue). (B) The receptors are uniformly distributed on the two-
dimensional feature space, which is spanned by the petal widths and
lengths of Iris flowers belonging to the three classes setosa, versicolor,
and virginica. A receptor’s activity is calculated from its Euclidean dis-
tance to a data point according to a triangular kernel with radius 휆.
the embedded processor: using the SIMD vector unit, it is able
to handle slices of 16 synapses in parallel.
2.4 Classification task
We applied the presented plasticity mechanism including struc-
tural reconfiguration to a two-layer network trained to perform
a classification task. The network consisted of a group of spike
sources in a receptor layer and a set of label neurons. These lay-
ers were set up such that every postsynaptic neuron could poten-
tially receive input from any presynaptic partner in the receptor
layer. Only a fixed fraction of these potential synapses was ex-
pressed at each point in time; the others were dormant, resulting
in a sparse connectome. In addition to the feed-forward connec-
tions, label neurons were stimulated by teacher spike sources.
These supervisory projections ensured excitation of a label neu-
ron when an input belonging to their respective class was pre-
sented.
The network was trained on the Iris dataset (Fisher, 1936).
We reduced the four-dimensional dataset to only two dimen-
sions by selecting petal widths and lengths, renormalized to val-
ues between 0.2 and 0.8. The resulting two-dimensional fea-
ture space is shown in Fig. 4 B. On this plane, 푛 virtual recep-
tors were placed at random locations drawn from a uniform dis-
tribution. These receptor neurons emitted Poisson-distributed
spike trains with an instantaneous rate determined by their re-
spective Euclidean distances 푑 to a presented data point. The
firing rate was calculated according to a triangular kernel 휈푖(푑) =
휈̂ ⋅max(0, 1−푑∕휆), with 휈̂ = 50 kHz. This corresponds to a bio-
logically plausible firing rate of 50Hz, when taking the system’s
speedup into account. The radius 휆 of the receptors was scaled
inversely with √푛 to ensure a reasonable converage of the fea-
ture space.
To impose a certain level of sparsity, we used the following
procedure. Receptors were randomly grouped into 푚 disjoint
bundles of size 푘 and each bundle was injected into a single
synapse row. Within a bundle, each receptor was assigned a
unique address. The sparsity of the connectome, defined as the
ratio between the number of unrealized synapses and the number
of potential synapses, was thus set to 1 − 1∕푘 = 1 − 푚∕푛. This
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Figure 5: Informative synapses emerge during training. (A) Exem-
plary evolution of realized afferent weights of the “setosa” label neuron
during the course of a single experiment. The line color is determined
by the average feature-space distance between the respective receptor
and all “setosa” data points. Synapses that receive inputs from rele-
vant receptors (i.e., those lying close to the features that are relevant for
their postsynaptic label neuron) are strengthened towards values that lie
above the pruning threshold 휃w. All other, less informative synapses re-main below 휃w and are pruned at regular intervals of five epochs. Foreach pruned synapse, a new one is initialized at푤init, between the samelabel neuron and a previously unconnected receptor. (B)Distribution of
synaptic weights during the last 50 epochs over 20 randomly initialized
runs. Note that the histogram only takes into account realized synapses,
which at all times are only 18 out of 144 potential ones. (C) Exemplary
evolution of all synaptic weights between the receptor population and
the “setosa” label neuron. At all times, only 푛∕푘 = 6 synapses are re-
alized. The transition from blue to red marks the pruning threshold 휃w.Note how gray/blue (subthreshold) and white (non-existent) states al-
ternate, marking the pruning of weak synapses and re-initialization of
new ones. One of these reassignments is highlighted and referenced to
the corresponding threshold crossing in pane A. (D) Evolution of the
turnover rate (fraction of pruned synapses per epoch) for the 20 runs.
The solid line marks the mean and the gray area represent the 20 and
80 percentiles. As time progresses, the turnover rate converges to ap-
proximately 20%, indicating that all relevant receptors (on average five)
have been found. The remaining “free” synapses (on average one) keep
switching between all other receptors, but are pruned regulary as they
are not informative for the respective class.
setup allowed two degrees of freedom in the control of network
sparsity (Fig. 7). Increasing the number of receptors 푛 for a fixed
synapse count 푚 increased the bundle size 푘 and thus the spar-
sity as well. On the other hand, for constant sparsity 1 − 1∕푘,
reducing the synapse count 푚 incurred a reduction of the recep-
tor count 푛.
The dataset, containing a total of 150 data points, was ran-
domly divided into 120 training and 30 test samples to allow
cross validation. Samples were presented to the network in ran-
dom order. For each presented data point, the network’s state
was determined by a winner-take-all mechanism implemented
in software, which compared the firing rates of the label neu-
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Figure 6: Self-organized formation of receptive fields. The probabil-
ity of synapse expression depends on the location of receptors in the
feature space and the class of label neurons. Each square is shaded ac-
cording to the probability for a label neuron to have formed a synapse
with a receptor lying within that area (lighter for higher probability);
estimated from the state at the end of training in 100 experiments with
random initial conditions. The size of the three emerging clusters is
determined by the receptor radius 휆.
rons. Synaptic weights were updated according to Eqn. 1 after
each epoch. The pruning condition was evaluated regularly ev-
ery five epochs.
3 Results
In this section, we describe experimental results of learning on
the BrainScaleS-2 prototype using the plasticity rule and classi-
fication task outlined above. We evaluated the network’s perfor-
mance under varied sparsity constraints and performed sweeps
on the hyperparameters to study the robustness of the learning
algorithm and demonstrate its efficient use of limited synaptic
resources. Moreover, we highlight the speed of our structural
plasticity algorithm, especially in conjunction with its imple-
mentation on the BrainScaleS-2 system.
3.1 Self-configuring receptive fields
Depending on the nature of the data to be learned, i.e., the distri-
bution of data points in the feature space, some receptors can be
more informative than others (Fig. 4 B). Our learning rule nat-
urally selects the most informative receptors, thereby creating
a topological order of the label neurons’ receptive fields. This
clustering of receptors is driven by the synaptic weight evolu-
tion as described by Eqn. 1 (Fig. 3).
Fig. 5 shows this evolution during the course of an exper-
iment. Starting from their initial values, synapses that con-
tributed causally to the firing of their postsynaptic neurons were
potentiated. After escaping the pruning threshold, they con-
tinued evolving until reaching an equilibrium with the homeo-
static force. Weaker connections were regularly pruned and re-
assigned; the common intialization value manifests itself in a
strongly pronounced peak.
The turnover rate, defined as the fraction of pruned synapses,
also reflects the formation of receptive fields. As the receptors
were randomly intialized at the beginning of the experiment,
they did not reflect the spatial distribution of the dataset. This
resulted in frequent pruning, indicated by a high turnover rate.
Over time, a set of stable synapses was formed and the turnover
rate gradually decreased.
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Figure 7: Structural plasticity improves learning in sparse networks. (A) For a constant indegree 푚 of the label neurons (equivalent with the
number of synapse rows on the hardware), classification accuracy improves with larger 푘, as the neurons gain access to an increasing number
of receptors 푛 = 푘푚. (B) For a constant number of receptors 푛, structural plasticity can compensate for increased sparsity (reduced indegree 푚
induced by a larger bundle size 푘) up to a certain degree. (C) Panels A and B can be embedded into a more extensive sweep over the number of
the indegree 푚 and bundle size 푘.
The topology of the emergent connectome can be recon-
structed from the synaptic labels. By repeating the experiment
with varying seeds and therefore initial conditions, it is possible
to calculate a probability density for a synapse to be expressed
at a given point on the feature plane. This map closely resem-
bles the distribution of the presented data (Fig. 6): the receptive
fields of the respective label neurons cluster around the corre-
sponding samples. The radius of these clusters is determined by
the spread of the data as well as the support and shape of the
receptors’ kernels.
3.2 Increased network performance with structural
plasticity
During the course of the training phase, the network’s perfor-
mance was repeatedly evaluated by presenting the test data to
the receptor layer. In this phase, the network’s weights and con-
nectome were frozen by disabling weight updates and structural
modifications. To test the network’s ability to generalize and
reduce the impact of specific positioning of receptors or initial
conditions, we trained and evaluated the network starting from
20 randomly drawn initial states.
The evolution of the network’s accuracy can be observed in
Fig. 7 A. Starting from approximately chance level, the perfor-
mance increased during training and converged to a stable value.
In this specific experiment, we swept the bundle size 푘 while
keeping the number of utilized synapse rows 푚 constant, result-
ing in a variable number of receptors 푛 = 푘⋅푚. This corresponds
to a scenario where the limited afferent synaptic resources per
neuron are fully utilized and structural plasticity is required to
expand the number of virtual presynaptic partners. For 푘 = 1
the network was trained without structural reconfiguration and
only had access to a small pool of receptors, resulting in a corre-
spondingly low performance. As more receptors became avail-
able, the classification accuracy increased as well, up to 92.3%
for structural plasticity with a bundle size of 8.
In a second sweep we kept the number of receptors 푛 constant
and varied the bundle size 푘. This resulted in a variable num-
ber of realized synapses 푚 and hence different levels of spar-
sity. The classification accuracy’s evolution for 푘 ∈ {2, 4, 8}
is shown in Fig. 7 B. The network achieved a very comparable
performance of approximately 92% for all of the sparsity lev-
els. In this experiment, we showed that learning with structural
plasticity allows to reduce the utilization of synaptic resources
while conserving the overall network performance. These re-
sults demonstrate that our learning algorithm enables a parsi-
monious utilization of hardware resources. The resulting pool
of “free” synapses can then be used for other purposes, such as
for the realization of deeper network structures. For larger re-
ceptor pools, we also note that learning converges more slowly,
as the label neurons need more time to explore their respective
receptive fields (Fig. 7 A,B).
Both of the aformentioned experiments can be embedded into
a more extensive sweep over receptor counts 푛 and bundle sizes
푘. In Fig. 7 C, the two experiments correspond to the dashed
and dotted lines, respectively. Classification performance pri-
marily depends on the count of available receptors – and to a
much lesser extent on the amount of utilized hardware resources.
For the employed classification task, only six synapses were suf-
ficient to reach levels of accuracy otherwise only tangible with
more than 32 synapses and more.
The network’s performance also depends on the selection of
hyperparameters for the learning rule. Since the pruning condi-
tion is based on the synaptic weights, the selection of the pruning
threshold must take into account the distribution of learnt effica-
cies (Fig. 5). Thus, 휃w must be high enough to allow uninforma-tive synapses to be pruned, but still low enough as to not affect
previously found informative synapses. Fig. 8 displays differ-
ent performance metrics as a function of the pruning threshold.
These analyses are shown for a varied strength of the regular-
izing term 훽, as the weight distribution and scale depend on the
balance of the positive Hebbian and this negative force. All three
metrics exhibit broad plateaus of good performance, which co-
incide over a relatively wide range of 휃w.
3.3 On-the-fly adaptation to switching tasks
As demonstrated, structural plasticity enables learning in sparse
networks by exploring the input space and forming informa-
tive receptive fields. So far we have considered experiments
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Figure 8: Stability of network performance over a wide range of hy-
perparameters. Wevaried the pruning threshold 휃w and the regulariza-tion strength 훽, which both shape the steady-state weight distribution.
For different aspects of learning performance, broad plateaus with re-
spect to variations of these hyperparameter can be observed. Solid lines
and shaded areas respectively denote mean and 20-80 percentiles, mea-
sured over 20 randomly initialized experiments. The plateaus mostly
coincide for (A) classification accuracy after learning (average over the
last 20 epochs), (B) variability of accuracy after learning (standard de-
viation over the last 20 epochs), and (C) number of epochs until an
accuracy of 70% was reached.
with a randomly initialized connectome and most importantly
a homogeneous weight distribution. In another experiment, we
tested the plasticity mechanism’s ability to cope with a previ-
ously learned and therefore already structured weight distribu-
tion. We achieved this by abruptly changing the task during
training. After 200 epochs, the receptors were moved to new,
random locations, resulting in a misalignment of receptive fields
and data points. The plasticity rule was executed continuously,
before and after this task switch.
As shown in Fig. 9, the accuracy dropped to approximately
chance level as the receptors were shuffled. This decline, how-
ever, was directly followed by a rapid increase of the turnover
rate. The negative contribution of the regularization term out-
weighed the Hebbian forces, thereby resulting in decreasing
synaptic efficacies. After a few epochs, most of the weights had
fallen below 휃푤 and were eligible for pruning. This process al-lowed the network to successfully unlearn previous connections,
thus rekindling exploration of the input space.
3.4 Fast and efficient hardware emulation
In our proposed implementation, structural reconfiguration only
induces a small computational overhead. Synaptic pruning and
reassignment is enabled by exploiting the synaptic filtering of
spike events by their source address. Since the connectome is
essentially defined by the address labels stored in the synapses’
memory, it can also be reconfigured with local operations only.
The algorithm can effectively be dissected into four steps
(Alg. 1): accessing the synaptic weights, evaluation of the prun-
ing condition, potential reassignment of the synaptic label, and a
final write access to the synapse SRAM. The exact time required
for executing the respective instructions depends on the neuro-
morphic system’s architecture and the design of the plasticity
processing unit. In general, memory access and the generation
of pseudo-random numbers can be regarded as the most expen-
sive operations. The former primarily depends on the system’s
design and can be optimized for low access times. Random num-
ber generation can also be sped up by implementing dedicated
hardware accelerators.
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Figure 9:Restoration of network performance after task switch. Af-
ter training for 200 epochs, the receptor layer is randomly rearranged,
leading to a mismatch in receptive fields. Ongoing structural plastic-
ity unlearns the previously established connectome and quickly starts
to again explore the input space. This process can be observed in an
elevated turnover rate after the task switch, similar to the initial phase
of the experiment.
Our implementation on BrainScaleS-2 is enabled by the PPU
and its tight coupling to the neuromorphic core. Access to the
synapse array as well as arithmetic operations are optimized by
a parallel processing scheme. Performing a structural plastic-
ity update on a single slice of 16 synapses takes approximately
110 clock cycles, which corresponds to 1.1 µs at a PPU clock fre-
quency of 100MHz (Fig. 10). This amounts to about seven clock
cycles, or 69 ns, per synapse. In comparison, the Hebbian term,
which is executed five times more often, requires approximately
3.8 µs for a slice or 240 ns per synapse. The regularizer and ran-
dom walk take 69 ns and 97 ns per synapse, respectively. In our
implementation, these terms were implemented separately and
were not particularly optimized for performance. Sharing mem-
ory accesses or intermediate results between them would lead to
an overall speedup of the plasticity mechanism.
The time spent on the generation of pseudo-random num-
bers, highlighted in Fig. 10, constitutes a significant portion for
both the random walk and the pruning term. On the full-size
BrainScaleS-2 system, hardware accelerators allow to reduce
this contribution to a comparatively negligible 0.08 clock cycles
per synapse2.
Hence, our implementation of structural plasticity is doubly
efficient. Not only can it effectively optimize the utilization of
synaptic resources, but it can also achieve this at the cost of only
a small overhead to the calculation of synaptic weight updates
(Fig. 10).
The accelerated nature of the BrainScaleS-2 system also con-
tributes to a rapid evaluation of plasticity schemes in general –
and structural reconfiguration in particular. Emulating a single
epoch of 24 biological seconds required a total of 137 µs on our
system. Excluding the overhead induced by on-the-fly genera-
tion of input spike trains in Python, this number boils down to
less than 50 µs, which corresponds to a speedup factor of about
500. As shown by Wunderlich et al. (2019), this overhead can
be dramatically reduced by porting the experiment control from
the host and FPGA to the PPU. This further allows to optimize
the system’s power consumption to below 60mW, with only a
weak dependence on the nature of ongoing network activity and
plasticity (Wunderlich et al., 2019).
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Figure 10: Efficient mixed-signal implementation of structural plas-
ticity. (A) Duration of a synapse update broken down into its four indi-
vidual contributions, including structural reconfiguration. The hatched
areas indicate the time spent on pseudo-random number generation. (B)
Contributions of the individual terms to the overall update duration, tak-
ing into consideration that pruning and reassignment are executed five
times less often than synaptic weight updates.
4 Discussion
We have presented a fully local structural plasticity mechanism
together with an efficient implementation on a prototype of the
BrainScaleS-2 architecture. The algorithm allows to train a net-
work with a sparse connectome, thereby utilizing synaptic re-
sources more efficiently. We showcased this implementation in
a supervised learning task with weight updates driven by Heb-
bian potentiation. For this classification task, it was possible to
drastically increase the sparsity of the connectome without sig-
nificant performance loss. Self-configuring receptive fields led
to near-perfect accuracy and a better utilization of synaptic re-
sources without prior knowledge of the input data.
Structural plasticity has been successfully applied to networks
with various topologies and learning paradigms (Butz et al.,
2009; George et al., 2017; Bogdan et al., 2018; Kappel et al.,
2015; Bellec et al., 2017). Some of themwere designed tomimic
biological findings, others focused on computational principles.
For some of the aforementioned work, there already exist neu-
romorphic implementations. A processor-based solution was
proposed to augment a real-time analog neuromorphic ASIC
(George et al., 2017). However, structural reconfiguration only
took place on an FPGA and acted on spike-trains before injecting
them into the neuromorphic substrate. Fully digital approaches
were demonstrated on the two SpiNNaker generations (Bogdan
et al., 2018; Yan et al., 2019). In particular, the addition of
hardware accelerators enabled an efficient implementation on
the second generation of the systems. The implementation of
sparsity on SpiNNaker was similar to ours, but was applied to
synaptic fan-out rather than fan-in. Also on SpiNNaker-2, a non-
spiking deep learning framework incorporating structural plas-
ticity demonstrated efficiency gains for a functional network It
did, however, not use an optimized memory layout, and thus,
introduced a large overhead for rewiring.
Similar plasticity schemes have also been demonstrated on the
BrainScaleS platforms (Wunderlich et al., 2019; Schmitt et al.,
2017). The presented implementation of structural rewiring can
be employed in many of these frameworks, where the pruning of
low-weight synapses is not detrimental or can even be beneficial
to the overall network performance. Our approach can alleviate
the ubiquitous issue of limited fan-in, whether plasticity calcu-
lations are performed on- or off-chip. In the latter case, it is
particularly appealing due to its low computational overhead.
We note that the accelerated nature of the BrainScaleS-2 sys-
tem is especially relevant in the context of modeling biological
rewiring processes. In vivo, structural changes to the connec-
tome typically take place on time scales of hours to days (Lam-
precht and LeDoux, 2004), which allows synapses to process
large amounts of information and evolve accordingly before be-
ing potentially pruned. This throughput of information – essen-
tially spikes – per unit of time is directly contingent on the spe-
cific time constants of neuro-synaptic dynamics. Consequently,
the acceleration factor of the BrainScaleS-2 can also translate
directly to a corresponding speedup of structural plasticity.
Our implementation scales well with growing system sizes,
since it is fully based on synapse-local quantities. In particular,
it profits directly from the parallel handling of synaptic updates.
On such large systems, this would especially benefit the more
complex network structures and associated larger synapse arrays
required when tackling more difficult tasks.
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